Processing in Memory (PIM) is a computing paradigm that promises enormous gain in processing speed by eradicating latencies in the typical von Neumann architecture. It has gained popularity owing to its throughput by embedding storage and computation of data in a single unit. We portray implementation of Akers array architecture endowed with PIM computation using Quantum-dot Cellular Automata (QCA). We present the proof of concept of PIM with its realization in the QCA designer paradigm. We illustrate implementation of Ex-OR gate with the help of QCA based Akers Array and put forth many interesting potential possibilities.
I. INTRODUCTION
Disparity posed by the processing time by the processor versus data access speed is a bottleneck of the von-Neumann architecture which has apparent more in the recent backdrop of increasing requirement of computing power. Researchers are striving hard to address this bottleneck using various methods such as induction of cache memory, implementation of branch predictor algorithms, realization of morphware and configware [1] . In recent years, PIM architecture has gained popularity in the wake of increasingly complex application domains such as big data analytics, machine learning, soft computing and other emerging computing paradigms [2] [3] . As against the requirement of two separate units for processing and storing of the data in the conventional vonNeumann, PIM architecture accomplishes the same only with one integrated unit. Therefore, PIM emerges as the winner in terms of speed, feature size and power consumption. Scholarly literature reveals various methods to implement the PIM architecture [4] [5] [6] [7] . In this paper we present implementation of PIM using combination of Quantum Dot Cellular Automata (QCA) and Akers array.
The Akers rectangular logic arrays, first proposed in 1972 by S. B. Akers [6] has a great developmental history. However, the same has been less traversed for the purpose of PIM computation. This kind of architecture has enormous potential with the implementation possibilities through nanotechnology which can be referred to as nanoscale PIM. The obvious advantages such as reduction in feature size leads to augmenting the computing speed as well as significant reduction the power consumption. In this regards, QCA is a promising and reliable technique as described by so many papers as the future electronics [8] [9] [10] [11] . Since the Akers array is known for its PIM capabilities, we have integrated the same with QCA so as to synergize their wherewithal for improving the computing metrics. Realization of the same is depicted in this paper in a software environment of QCA designer suite.
Rest of the paper is organized as follows, after general introduction; second section proposes the QCA Akers logic array. This is followed by evaluation of primitive logic cell and utilizing the same for forming an Ex-OR gate. Throughout the paper simulation results are presented. At the end conclusion and future work is reported.
II. PROPOSED QCA AKERS LOGIC ARRAY
The proposed QCA-Akers logic array cells described herein are based on pioneering conception of Akers widely described in literature [10] . Every logic cell in the original design has three inputs with its output exhibiting the following function:
We propose to use the input variable Z of Akers logic array to store the internal state of a modified Akers QCA cell. In this regards the inputs of the executed Boolean function are treated as the stored data in QCA cell. This facilitates the modified QCA Akers logic array to multiplex the functions viz. processing and storing the data. Using this functionality in the form of primitive, implementation of PIM is possible as depicted in the remainder of the paper. We further elaborate the structure and operations of logic cells in the following section arXiv:1602.02249v1 [cs.ET] 6 Feb 2016
III. EVALUATION OF PRIMITIVE LOGIC CELL
The basis of the proposed logic cell functionality is the equation (1) . The primitive logic cell circuit structure is shown in fig. 1 (a) . We have simulated the output of the above said logic structure using QCA Designer suite which is an freeware developed with the research effort by the Walus Group at the University of British Columbia for creating, designing and simulating designs based on Quantum Dot Cellular Automata (QCA) [12] [13] . The digital simulation engine, one of the modules of the suite simulates the cells on the basis of null, logic 1 and logic 0 along with the appropriate clock stimulus, the system iterates till the convergence in terms of stable state is reached. The design is simulated as bistable simulation with the parameters set as default in the simulation suite as shown in table 1. The simulation outcome is shown in fig. 1 (b) . The inputs of cell X and Y are given as fixed input i.e. zero and one respectively. The control input Z is used for storing the logical state of Akers QCA cell. By using these control inputs the desired output from the Akers logic cell is derived. The designed circuit of primitive logic cell satisfies the output of Akers logic cell previously described in eq. 1. After establishing the functioning of the primitive logic cell and its confirmation through simulation we could implement basic logic gates by using the primitive. Since the logic gates can be used to form the complex logic systems, the intent is to evaluate their functionality. We exemplify here implementation of Ex-OR gate owing to its hybrid nature.
IV. IMPLEMENTATION DETAILS OF PROCESSING IN-MEMORY ARCHITECTURE
In order to evaluate modified QCA Akers logic array, we consider Ex-OR gate as a representative candidate. The two input Ex-OR gate using QCA Akers logic array is shown in fig. 2 . This Ex-OR gate structure is same as original Akers arrays Ex-OR gate but difference lies in the basic cell structure. One of the major drawbacks of the conventional Akers logic Ex-OR gate is that, the number of unit cells increases exponentially with the increase in the inputs [8] . As against the usage of primitive logic cell implemented herein results in considerably miniature size of QCA cells and therefore serves as the most apt choice for the next generation computing architecture. Two input QCA Akers logic Ex-OR gate consists of four Akers cells, each array consist of memory and computing part, as shown in fig. 2 (a) . Two QCA cells circuits are connected in parallel manner as shown in fig. 2(b) . The QCA Akers two input Ex-OR gate thus formed, was simulated in QCA Designer suite. The simulation parameters are given in table 1. Fixed inputs as per the Akers logic have been provided as shown in fig.  2(b) , while various combinations were instantiated at A and B. As per the inputs instantiated at A and B, the diagonal position of electrons will remain constant till the next stimulus. This in fact implies the memory functionality. Moreover the memory functionality is non-volatile in nature since it does not get lost till the next instantiation of inputs through gated clock pulses. Using these QCA cells the logical output of each cell is controlled and it further acts as an input for neighbouring cell.
Simulation output is shown in fig. 3 confirms the Ex- 
V. CONCLUSION AND FUTURE WORK
The QCA array presented in this paper comprises of QCA multiplexer circuit in every cell of Akers logic array. We proposed to multiplex this array as a memory and also for performing various Boolean operations. This unique attribute makes it a competitive candidate useful for the PIM computing applications. which is significantly smaller than its CMOS counterpart. Table 3 compares the power dissipation at different value of the kink energy. The kink energy is directly associated with the energy cost of the cells. The power dissipation is way smaller than the conventional CMOS counterpart in which it is of the order of few mWs. Thus the combination of QCA and Akers array provides many additional benefits over the conventional CMOS design. Moreover their synergic integration leads to the design with reduction in the power consumption and feature size, with improvement in the speed. We are in a process of extending the design to form a reconfigurable microprocessor.
